Hybridisation of Non-Linear Behavioural Models with the TLM Full-Field Model by Kergonou, G. et al.
Hybridisation of Non-Linear Behavioural
Models with the TLM Full-Field Model
G. Kergonou, C. Christopoulos
GGIEMR, University of Nottingham
University Park, Nottingham, NG7 2RD, UK
Tel.: +44-(0)115-846-8296 Fax: +44-(0)115-951-5616
gaelle.kergonou@nottingham.ac.uk
christos.christopoulos@nottingham.ac.uk
F.G. Canavero
DELEN, Politecnico di Torino
Corso Duca degli Abruzzi, 24
10129 Torino, Italy
Tel.: +39-011-564-4060 Fax: +39-011-564-4099
flavio.canavero@polito.it
Abstract—We describe the inclusion of parametric behavioral
macromodels within the Transmission-Line Modelling (TLM)
method. The macromodels reproduce the input/output port non-
linear behavior of digital integrated circuit (IC). They are
integrated in the 3D electromagnetic full-field code Minisolve
either through a current source or conductance of the medium.
The numerical results are compared to experimental data.
Macromodels; TLM; non-linear actif circuit;
I. INTRODUCTION
The challenge when designing a high-speed electronic
system is to meet levels of ElectroMagnetic Compatibility
(EMC) and Signal Integrity (SI). Interconnects, their geometry
and terminations are key elements. The influence of
terminations increases when dealing with nonlinear active
circuits. Therefore an accurate analysis of the electromagnetic
behaviour requires a full-wave solver including models of
active components. TLM method offers a suitable
environment for incorporating active models. Indeed it
exploits the field-circuit equivalence and has the advantage,
compared to the finite-difference time-domain method
(FDTD), of calculating field components at the same time and
at the same location. Embedding can be realised in two ways:
either through a external link to a circuit solver such as SPICE
[1], or by direct embedding as in [2]-[5], restricted to diodes,
and [6] with digital IC macromodels. The first option gives
access to a wide range of models via the SPICE libraries. On
the negative side it slows the calculation speed as the TLM
code calls SPICE at each time step. The second option avoids
the slow speed problem. The connection of macromodels to
the TLM mesh can be integrated at different positions and
over several cells [1]. The purpose of this paper is to extend [6]
by providing other embedding options according to the TLM
formulation used under Minisolve [9]. The implemented
macromodels consider in the first instance the input and
outport ports without supply port.
The discussion is organized around three parts. Section II
explains briefly the Mπlog software. Section III is dedicated to
the TLM-macromodel interface. It describes the formulation
used in Minisolve code and discusses the possibilities of
linking the models. Section IV presents numerical and
measurement results.
II. MΠLOG
Mπlog (Macromodeling via Parametric Identification of
LOgic Gates) models the external port electrical characteristics
of digital IC [8]. The macromodel generation needs knowledge
of the voltage and current responses at the ports, obtained
either from simulations or measurements. The models are
based on a Local Linear State-Space (LLSS) parametric
representation (1) and may also take into account the supply
port.
x[k] = A x[k - 1] + B v[k - 1]. (1)
Fd(θ; v[k]) = C x[k] + D v[k].
The relations (2) and (3) define in discrete time
respectively the current of the input ports of receivers (2) -Fig.
1 left side- and output ports of drivers (3) -Fig. 1 right side - for
single-ended configurations without supply port.
irec[k] = Fs(v[k]) + Fd(θ; v[k]). (2)
idrv[k] = wH[k] iH[k] + wL[k] iL[k]. (3)
where, k is the discrete time variable, v[k] the voltage, Fs(v[k])
the static part and Fd(θ; v[k]) the dynamic one described by the
LLSS (1). wH and wL are switching signals accounting for the
logic state evolution of the buffer. They are composed of
concatenation of basic “up” and “down” signals computed
during the model estimation process. Currents iH and iL (3) are
expressed by a relation analogous to (2).
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Figure 1. Input and output port models.
in1 and out1 are the input and output buffers.
Vdd and Vref indicate the power supply voltages.
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The created models are stable, compact (i.e fast), accurate
and are readily integrated in any SPICE-like solvers or
VHDL-AMS descriptions. Moreover, the data are also
available in a Matlab workspace. This format is used to
retrieve all the needed informations for the implementation of
(1)-(3) in the full-wave solver.
III. TLM – MACROMODEL INTERFACE
This section deals with the parametric model interface
within the TLM. First the TLM formulation used in Minisolve
is described. Then possible ways to include the models are
treated.
A. Minisolve
Minisolve includes the Z-transform TLM formulation
developed in [9]. The computational domain is discretised in
cubic unit cells based on the symmetrical condensed node
(SCN) depicted in Fig. 2. The SCN is composed of twelve
ports (V0…V11) and six field components (Ex, Ey, Ez, Hx, Hy,
Hz) evaluated at the cell center. Equation (4) gives the
expressions for equivalent (x,y,z) directed voltages and
currents used in the scattering process for isotropic and
nonmagnetic materials.
Vx = Te ( 2Vrx + ζ-1 Sex ). (4)
Vy = Te ( 2Vry + ζ-1 Sey ). Vz = Te (2Vrz + ζ-1 Sez ).
ix = Tm (–2 irx + ζ-1 Smx ).
iy = Tm (–2 ir y + ζ-1 Smy ). iz = Tm (–2 irz + ζ-1 Smz ).
with
2Vrx = 2[V0 + V1 + V2 + V3 ]i – ifx. (5)
2Vry = 2[V4 + V5 + V6 + V7 ]i – ify.
2Vrz = 2[V8 + V9 + V10 + V11 ]i – ifz.
–2 irx = –2[V6 – V7 – V8 + V9 ]i – Vfx.
–2 ir y = –2[V10 – V11 – V0 + V1 ]i – Vfy.
–2 irz = –2[V2 – V3 – V4 + V5 ]i – Vfz.
Sex = 2Vrx + Γe Vx – gee(ζ) Vx + 4χee(ζ) Vx. (6)
Sey = 2Vry + Γe Vy – gee(ζ) Vy + 4χee(ζ) Vy.
Sez = 2Vrz + Γe Vz – gee(ζ) Vz + 4χee(ζ) Vz.
Smx = –2irx + Γm ix.
Smy = –2ir y + Γm iy.
Smz = –2irz + Γm iz.
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Figure 2. 3D symmetrical condensed node
Te = ( 4 + ge0 + 4χe0 )-1. Γe = – ( 4 + ge1 – 4χe1). (7)
Tm = 1 / 4. Γm = – 4.
Vr, ir denote the reflected fields (5), []i the incident voltages, if
and Vf respectively the free electric current and magnetic
voltage, S the past events (6), Te (Tm) and Γe (Γm) (7)
respectively the transmission and reflection coefficients of the
node. (ge0, ge1, gee(ζ)) and (χe0, χe1, χee(ζ)) components result of
the partial fraction expansion of the electric conductance ge(ζ)
and susceptibility χe(ζ) of the medium ((23), (24) in [9]).
[1][4] show that SPICE simulator can be coupled to the
TLM mesh at three different places: node center, cell
boundary, or halfway between them. As long as the circuit
does not include resonant structures, the three approaches lead
to good results [1].
(1)-(3) define the macromodel behaviour at the same time step.
The current and voltage being unknowns, they need to be
determined simultaneously. This restricts the implementation
to the most natural one: at the node center, with different
options that are discussed below. The node center embedding
has the advantage of taking into account information coming
from the four boundaries in relation with the model orientation,
which is not the case for a boundary implementation.
B. Implementation hypothesis
Let’s assume that the macromodel is z-oriented and
spreads on one single cell. The voltage Vmacro developed on
the device corresponds to the voltage at the node center Vz,
and, the current Imacro can be taken into account either through
the current source Ifz or through the conductance.
1) Current source: ifz is the current source Ifz normalized
to the free-space impedance η0 i.e. ifz = η0 Ifz thus ifz = η0 Imacro.
Incorporated in (5) this gives (8). All the other free-sources are
cancelled.
2Vrz = 2[V8 + V9 + V10 + V11 ]i – η0 Imacro. (8)
(8) is then introduced in Vz (4), i.e. Vmacro, that is rewritten as:
2[V8 + V9 + V10 + V11 ]i + ζ-1 Sez – η0 Imacro – Vmacro/Te ≤ ε. (9)
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to look for the pair (Vmacro, Imacro) which meets the requested
accuracy ε. The search is carried out with the modified
multivariate secant method [10], knowing the incident
voltages on the cell boundary and the past events (6). Once
(Vmacro, Imacro) are found, the information is scattered on the
adjacent cells at the next time step by:
Vr0 = Vrx – iy – Vi1. Vr1 = Vx + iy – Vi0. (10)
Vr2 = Vx + iz – Vi3. Vr3 = Vx – iz – Vi2.
Vr4 = Vy – iz – Vi5. Vr5 = Vy + iz – Vi4.
Vr6 = Vy + ix – Vi7. Vr7 = Vy – ix – Vi6.
Vr8 = Vmacro – ix – Vi9. Vr9 = Vmacro + ix – Vi8.
Vr10 = Vmacro + iy – Vi11. Vr11 = Vmacro – iy – Vi10.
In practical applications most part of ICs are surface
mounted. The dielectric properties at the levels of input and
output ports remain thus uniform. The implementation via
current source maintains the uniformity of the medium.
2) Conductance: The device inclusion can be made
through the conductance of the medium ge(ζ). In that case, the
conductance is no longer uniform in (x, y, z) and it becomes a
tensor. Equations (4)-(7) apply only for isotropic or
anisotropic without coupling. Thus ge(ζ) = diag(gex(ζ), gey(ζ),
gez(ζ)). The components gex(ζ), gey(ζ), that are identicals, can
be fixed in two ways: either they conserve the medium losses
(11) defined in the adjacent cells, or they are cancelled (12).
The last option would further correspond to the
implementation of a lumped element.
Te = ( 4 + gex0 + 4χex0 )-1. Γe = – ( 4 + gex1 – 4χex1). (11)
Sex = 2Vrx + Γe Vx – geex(ζ) Vx + 4χeex(ζ) Vx.
Sey = 2Vry + Γe Vy – geex(ζ) Vy + 4χeex(ζ) Vy.
where (gex0, gex1, geex(ζ)) and (χex0, χex1, χeex(ζ)) are the
coefficient of the partial fraction expansions in relation with
the medium properties. Vr expressions (5) are modified such
as all the free-sources are null. The current expressions have
not been reported as unchanged.
Te = ( 4 + 4χex0 )-1. Γe = – 4. (12)
Sex = 2Vrx + Γe Vx. Sey = 2Vry + Γe Vy.
Te and Γe in (12) correspond to the reflection and transmission
coefficients of the free-space node.
Concerning component gez(ζ), it is simplified in ge0:
ge0 = η0 Imacro/Vmacro. (13)
Indeed the macromodel is treated as a black-box within the
mesh. That means gez(ζ) is independent of the previous events
i.e. ge1 = 0 and gee(ζ) = 0. This leads to:
Tez = ( 4 + ge0 + 4χe0 )-1. Γez = – 4. (14)
Sez = 2Vrz + Γez Vz. Vz = Tez (2Vrz + ζ-1 Sez ).
Vz (14) is rewritten as (15) by inserting (13) in Tez (14) and
Sez as (16) after developing again the initial formulation of Vz
(see (22) in [9]).
Vz = Te (2Vrz – η0 Imacro + ζ-1 Sez ). (15)
Sez = 2Vrz + Γez Vz – η0 Imacro. (16)
where Te is defined as in (12). Hence the properties in the
device orientation correspond to the free-space ones. It follows
that implementing through the conductance enables an
inclusion either in a free-space node ((15)(16)+(12)) or in a
joint node ((15)(16)+(11)).
Equations (15)(16) apply to the input ports of receivers
according to the sign conventions in Fig. 1. They are modified
by + η0 Imacro for the output ports of driver.
IV. EXPERIMENTAL VALIDATION
A PCB has been made to validate the hybridization. This
section presents the measurements and the numerical results.
A. Printed Circuit Board
Fig. 3 shows the test board. It consists of a driver (left
side) and a receiver (right side) linked with a microstrip line.
The strip is 800 μm wide, 100 mm long. The substrate is 400
μm thick with a relative permittivity εr = 4.24 and dielectric
losses of 0.01 at 1 MHz. In theory [11][12] the characteristic
impedance is Zc ≈ 49.5 Ω and the effective permittivity εre ≈
3.23 (average at the frequencies of interest) either a
propagation time Td ≈ 0.6 ns for L = 100 mm.
The ICs are the SN74AHC1G04-Q1 single inverter from
Texas Instruments (TI). They are supplied with (VDD = 4.8 V;
Vref = 0 V).
The transient waveforms are collected with the LeCroy
WavePro 7300A scope (3 GHz bandwidth, 10 GS/s) and the
P6158 passive voltage probe (3 GHz bandwidth, 1 kΩ, 1.5 pF,
20x attenuation, 5ns delay). Fig. 4 reports the output (Vdrv) and
input (Vrec) port voltages got for the input voltage Vin: VM =
VDD, tr = tf = 10 ns, delay = 13.9 ns, Whigh = 42.1 ns, T = 100
ns.
Inverters SN74AHC1G04-Q1
VrefVref
Vdd
Vin
Driver Receiver
L = 100 mm
ZC = 49.5 Ω td = 0.6 nsVdrv
Idrv
Vrec
Irec
Vdd
Decoupling capacitorsVdd
Vin
Figure 3. Test board
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B. TLM structure
Fig. 5 shows the modelled structure in the TLM code. The
dimensions are specified with the discretisation step dl = 400
μm, that corresponds to a time step Δt = 0.67 ps. The strip is
zero-thickness and perfectly conducting, the substrate is
assumed lossless. The configuration is surrounded by matched
boundary conditions in the lateral and top directions and a
perfect electric conductor one at the substrate back. The full-
wave simulation carried out with a gaussian voltage source
indicates a transmission line with Zc ≈ 51 Ω and Td ≈ 0.67 ns.
The strip is fed by the driver that the switching signals (2)
are built from the measured voltage Vin. It is loaded by the
receiver. The macromodels are generated with the
SN74AHC1GU04 HSPICE model, under the power supply:
VDD = 4.8 V; Vref = 0 V. According to TI, this model applies
to the SN74AHC1G04-Q1. The models are established with
the sampling time Ts = 50 ps and resampled to the TLM time
step.
Fig. 4 presents the full-wave simulation results. A good
agreement is observed. Note a difference at the transition end
linked to the time delay of the probe (5 ns) that affects the
signal measurements with fast switching time (around 3 ns
here).
Figure 4. Comparison of driver (top) and receiver (bottom) voltages got by
measurements and simulations with HPSICE and TLM
y
x
z
y
30.dl
PEC
PML
b) Side view
dl
εr = 4.24; σe = 0
a) Top view
10.dl
20.dl
drv rec
2.dl
272.dl
250.dl
44.dl
Figure 5. Microstrip structure used for the hybridization validation
V. CONCLUSION
Models reproducing the I/O port non-linear behavior of an IC
have been implemented in a full-wave TLM solver. Different
connections within one single cell have been discussed. The
comparison of numerical and experimental results have
validated the hybridisation.
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